Design and simulation of Low Power Successive Approximation Register for A/D Converters using 0.18um CMOS Technology
نویسندگان
چکیده
Kalmeshwar N. Hosur, Girish V. Attimarad , Harish M. Kittur , S. S. Kerur #4 # Department of Electronics & Communication Engg., S.D.M. College of Engineering & Technology, Dharwad, Karnataka, India, 1 [email protected] [email protected] * Department of Electronics & Communication Engg., Dayanand Sagar College of Engineering, Kumarswamy Layout, Bangalore, Karnataka, India, [email protected] School of Electrical Sciences, VIT University, Vellore, Tamilnadu, India . [email protected]
منابع مشابه
DESIGN OF 16-BIT SUCCESSIVE APPROXIMATION ANALOG TO DIGITAL CONVERTER IN 180nm CMOS TECHNOLOY
Nowadays, a larger percentage of mixedsignal applications require energy limited system solutions. Analog to Digital Converters (ADCs) are critical component in most of such systems, hence the stringent requirements on energy consumption requests the ADC design to be low power. Among various ADC architectures, we chose to implement a Successive Approximation Register (SAR) ADC that is one of th...
متن کامل2MS/s SPLIT SAR ADC USING 0.18um CMOS TECHNOLOGY
This paper focuses on Design and Implementation of 10 Bit, 2MS/s successive approximation Register (SAR) Analog to digital converter (ADC) using Split DAC architecture. This SAR ADC architecture is designed and simulated using GPDK 0.18um CMOS technology. It consists of different blocks like sample and hold, comparator, Successive Approximation Register (SAR) and Split Digital to analog convert...
متن کاملExploration and Design of Sar Logic for Low Power High Speed Sar Adc
Analog-to-digital converters (ADCs) are key design blocks in modern microelectronic digital communication systems. An analog?to?digital converter (ADC) acts as a bridge between the analog and digital worlds. It is a necessary component whenever data from the analog domain, through sensors or transducers, should be digitally processed or when transmitting data between chips through either long-r...
متن کاملBit Swapping Linear Feedback Shift Register For Low Power Application Using 130nm Complementary Metal Oxide Semiconductor Technology (TECHNICAL NOTE)
Bit swapping linear feedback shift register (BS-LFSR) is employed in a conventional linear feedback shirt register (LFSR) to reduce its power dissipation and enhance its performance. In this paper, an enhanced BS-LFSR for low power application is proposed. To achieve low power dissipation, the proposed BS-LFSR introduced the stacking technique to reduce leakage current. In addition, three diffe...
متن کاملDesign and Simulation of an X Band LC VCO
In this paper, a systematic method for the circuit parameters design of a monolithic LC Voltage Controlled Oscillator (VCO) is reported. The method is based on the negative resistance generation technique. As a result, a VCO has been designed in 0.18um CMOS technology using a conventional VCO structure to obtain the optimum values for the phase noise and power consumption. The simulation result...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2016